

Setting the slice level in a binary signal

The present invention relates to a method and device for setting the slice level in a binary signal.

The two signal levels of a binary signal are usually referred to as "high" and "low" and may represent a logical "1" and "0" respectively. The "high" level may correspond to a signal level of, for example, +5V while the "low" level may correspond to a signal level of, for example, -5V or ground. When recovering a transmitted binary signal it has to be decided which signal portions are high and which are low. To this end, a threshold is usually set approximately halfway between the high and the low signal levels. Any signal level exceeding this threshold or "slice level" is considered to represent a high level, other signal levels are categorized as low.

In the presence of noise it is possible that errors are introduced. Noise peaks present in the low level signal portions may exceed the slice level so as to incorrectly cause a high level to be detected. The prior art offers only a partial solution to this problem.

15

US-A-4,707,740 discloses a sync detector for recovering a sync signal from a video signal. A slice level signal is adjusted during a low level ("sync tip") portion of the video signal. To this end, a noise detector provides an output representative of the average noise during this low level signal portion. This noise detector output is used to generate a positive slice level offset during the low level signal portions and a negative offset of the same magnitude during the high level signal portions.

20

This prior art solution has several disadvantages. The slice level adjustment is discontinuous, thus compounding any detection errors. In addition, the adjustment is based on the noise level in the low level signal portions only. As the noise level increases, the slice level will be pushed up indiscriminately towards the high signal level and may even reach the high signal level, which is clearly undesirable. Moreover, the positive and negative offset of equal magnitude assume a symmetrical noise distribution, that is, the noise peaks in the high level signal and in the low level signal having (on average) the same magnitude. However, there are many applications in which the noise has an asymmetrical distribution, the noise

25

peaks in one signal level having (on average) a different magnitude to those in the other signal level. An example of such an application is optical communication links.

5 It is therefore an object of the present invention to solve the problems of the prior art and to provide a method for setting the slice level in a binary signal which takes the noise level in both the low level and the high level signal portions into account.

It is another object of the present invention to provide a method for setting the slice level in a binary signal which appropriately deals with asymmetric noise distributions.

10 It is a further object of the present invention to provide a device for carrying out the method of the present invention, and a receiver provided with such a device.

The invention is defined by the independent claims. The dependent claims define advantageous embodiments.

By measuring the noise level during the second signal portion as well as
15 during the first, it is possible to take both noise levels into account when adjusting the slice level, thus achieving a more balanced adjustment. By applying a continuous slice level adjustment in both the first and the second signal portions, the detrimental effects of any erroneous discontinuous adjustments are avoided.

In a preferred embodiment, the slice level is set at a value substantially equal
20 to half the difference between the magnitudes of the first and the second signal levels minus half the difference between the magnitudes of the first and the second noise levels. That is, the slice level is preferably initially set halfway between the signal levels, the adjustment being equal to half the difference in the noise levels. It will be clear that if the signal levels are equal in magnitude but of opposite signs, their difference will be equal to zero. Similarly,
25 if the noise levels are equal in magnitude, no adjustment will be made. However, if the noise levels are not equal in magnitude (asymmetrical noise), the slice level is adjusted accordingly, resulting in fewer detection errors.

It is preferred that measuring the respective noise levels involves detecting peaks in the binary signal. By using peak detection, a good indication of the noise levels can
30 be easily achieved.

The present invention also provides device for detecting the noise level in a binary signal, comprising a noise peak level detection means for receiving input signals and producing a noise indication signal, characterized in that the noise peak level detection means comprise an RMS level detector for detecting the RMS level of the binary signal, a first

differential amplifier for amplifying the difference of the first level of the binary signal and the RMS level to supply a first level compensated noise signal to the first peak detector, a second differential amplifier for amplifying the difference of the second level of the binary signal and the RMS level to produce a second level compensated noise signal to the second peak detector. A noise level detector of this kind has the advantage that it can detect very small noise peaks (smaller than 50 mV) which Prior art noise detectors often fail to detect.

The present invention will be further explained below with reference to exemplary embodiments illustrated in the accompanying drawings, in which:

- Fig. 1 schematically shows a binary signal containing symmetrical noise;
- Fig. 2 schematically shows a binary signal containing symmetrical noise;
- Fig. 3 schematically shows the signal of Fig. 2 in more detail;
- Fig. 4 schematically shows a device for setting the slice level according to the present invention;
- Fig. 5 schematically shows an embodiment of the device of Fig. 4;
- Fig. 6 schematically shows a peak detection arrangement according to the present invention; and
- Fig. 7 schematically shows an embodiment of the device of Fig. 6.

The binary signal T shown in Fig. 1 has two signal levels, one representing a logical "1" and another representing a logical "0". Both signal levels are corrupted by noise to a similar extent. Upon reception of this signal it has to be decided which signal level was transmitted. To this end a threshold or slice level SL is set approximately halfway between the average positive and the average negative signal level, as shown in Fig. 1. The logical value "1" (or signal level "high") is assigned to those portions of the signal exceeding the slice level SL, while the logical value "0" (or signal level "low") is assigned to the remaining signal portions. The resulting waveform is shown as a dotted line and is called the detected signal.

Setting the slice level halfway between the average positive and the average negative signal level, which corresponds to signal level "ground" in Fig. 1, minimizes the number of (detection) errors caused by noise peaks crossing the slice level. In this way, the maximum distance between the slice level and the noise peaks is achieved, assuming that the

noise peaks of both signal levels have about the same magnitudes. In the signal T of Fig. 2, however, the noise peaks during the high signal periods have a much bigger magnitude than the noise peaks during the low signal periods. In accordance with the present invention, the slice level SL is now adjusted to maintain the maximum distance between the slice level and the noise peaks, resulting in fewer detection errors. As shown in Fig. 2, the slice level SL is in this particular case set at a level lower than ground level G, thus reducing the probability of detection errors due to noise peaks in the high signal portions while maintaining a sufficiently low probability of detection errors during the low signal portions.

The signal T shown in Fig. 3 is a stylized version of the signal of Fig. 2. The signal T has a high ("1") signal level with an amplitude A and a low ("0") signal level with an amplitude B. Normally the amplitudes A and B will be equal but of opposite signs relative to a common signal level G (for example ground). The high signal portions have noise peaks with an amplitude X, while the noise peaks during the low signal portions are shown to have a smaller amplitude Y (it will be understood that it is also possible for the low signal level to have the biggest noise peaks).

In accordance with the present invention the slice level SL is set so as to maximize the distance between the slice level and the noise peaks. When the slice level SL is set at the common signal level G, the distance between the noise peaks X and the slice level SL is smaller than the distance between the noise peaks Y and the slice level. As a consequence, there is an unnecessary large probability that a noise peak X will cross the slice level, resulting in a detection error. However, when the slice level SL is set as shown in Fig. 3 to be below the common signal level G by an offset Z, the noise peaks X and Y are at equal distances. In mathematical terms this means that:

$$D = A - X + Z = B - Y - Z$$

from which it follows that:

$$Z = \frac{1}{2} (B - A) + \frac{1}{2} (X - Y).$$

When the signal magnitudes are equal ($A = B$) it follows that:

$$Z = \frac{1}{2} (X - Y).$$

In other words, when the signal magnitudes are equal, the offset Z is equal to half the difference in noise (peak) magnitudes. In the case of symmetrical noise ($X = Y$) this means that the offset is equal to zero, as before.

A device for setting the slice level in accordance with the present invention is depicted in block diagram form in Fig. 4. The device 10 comprises a first level shifter 11 and a second level shifter 12 which are connected in parallel to input terminals 15 via optional

decoupling capacitors 21. The input terminals 15 receive the signal T of Fig. 3 having signal components IN and INQ relative to ground. In the second level shifter 12, a DC level is subtracted from the signal components IN and INQ so as to compensate the difference in noise levels before a peak detection is carried out. The magnitudes of these signal components after this level shift are $IN'' = IN - V_{con}$ and $INQ'' = INQ + V_{con}$ respectively. The level shifted signal components are then passed to a peak detection unit 13 which comprises a first peak detector 17, a second peak detector 18 and a differential amplifier 19. The first peak detector 17 detects the peaks in the compensated (high level) signal IN'' , while the second peak detector 18 detects the peaks in the corresponding signal INQ'' . The output signals of the peak detectors 17, 18 are received by the differential amplifier 19 so as to produce the noise indication signal V_{con} which represents the difference in noise peak levels. In preferred embodiments this signal V_{con} is filtered using a low-pass filter 14 so as to remove any high frequency noise. It will be clear from the above description that in case of symmetrical noise the signal V_{con} will be substantially equal to zero.

The noise indication signal V_{con} is passed on to both the first level shifter 11 and the second level shifter 12. In the latter, this signal is used to subtract a DC level from the input signal components IN and INQ as described above, said DC level being equal to V_{con} . In the first level shifter 11 the signal V_{con} is used to add a DC level equal to V_{con} to the input signal components IN and INQ resulting in output signal components IN' and INQ' at the output terminals 16 having magnitudes of $IN' = IN + V_{con}$ and $INQ' = INQ - V_{con}$ respectively. This is the signal T having the offset slice level shown in Fig. 3.

As can be seen, the adjustment of the slice level using the noise indication signal V_{con} is continuous. When the noise characteristics change, the slice level is adjusted accordingly. Even a change in the type of noise, e.g. from asymmetrical to symmetrical, is taken into account. The detected signal is not used to set the slice level, thus avoiding the possibility of compounding detection errors.

An advantageous embodiment of the device of Fig. 4 is shown in Fig. 5. The peak detection unit 13 and the low-pass filter 14 can be readily identified. In contrast to Fig. 4, the differential amplifier 19 of Fig. 5 is shown to produce both the signal V_{con} and an inverted signal $-V_{con}$, both of which are filtered by the filter 14. The first and second level shifters 11 and 12 are constituted by the transistor pairs T1, T2 and T3, T4 respectively which are all connected to a current source S1. Each transistor pair constitutes a differential amplifier. The signals V_{con} and $-V_{con}$ cause current to flow through the respective

transistors, leading to voltage drops (that is, level shifts) in the corresponding resistors R1, R2, R3 and R4 respectively.

In Fig. 6 a particularly advantageous peak detection unit 13 is shown. Most peak detectors have the disadvantage that they only detect signals exceeding approximately 50 mV, which will obviously leave small noise peaks undetected. The peak detection unit of Fig. 6 solves this problem by detecting the value of the noise relative to the RMS (root mean square) value of the signal in which the noise is present. That is, not the absolute but the relative noise value is detected. To this end, an RMS level detector 22 is provided which outputs the RMS at 25. A first differential amplifier 23 amplifies the difference of the signal component IN and the RMS of the input signal T while a second differential amplifier 24 amplifies the difference of the signal component INQ and the RMS. These amplified differences are then fed to the peak detectors 17 and 18. In this way, even small noise peaks can be detected. The peak detection unit 13 of Fig. 6 can also be used independently of the slice level detection described above.

A particularly advantageous embodiment of the peak detection unit 13 is illustrated in Fig. 7. Transistors T5, T6 in conjunction with resistor R5 and capacitors C5, C6 constitute the RMS level detector 22 of Fig. 6, producing the RMS level value at 25. Differential amplifier K1 and transistor T7 form the amplifier 23 of Fig. 6, while their counterparts K2 and T8 correspond with amplifier 24. Transistor T9 in conjunction with capacitor C7 on the one hand and transistor T10 and capacitor C8 on the other hand constitute peak detectors 17 and 18 respectively, the transistor pair T11, T12 forming the differential amplifier 19. The noise indication signals Vcon, -Vcon (see Fig. 5) appear at terminals 27, 28.

It will be understood by those skilled in the art that many modifications and additions may be made without departing from the scope of the invention as defined in the appending claims. It is remarked that the scope of protection of the invention is not restricted to the embodiments described herein. Neither is the scope of protection of the invention restricted by the reference numerals in the claims. The word 'comprising' does not exclude other parts than those mentioned in the claims. The word 'a(n)' preceding an element does not exclude a plurality of those elements. Means forming part of the invention may both be implemented in the form of dedicated hardware or in the form of a programmed purpose processor. The invention resides in each new feature or combination of features.